ad:(19870623)

BELT-TYPE LIFTER APPARATUS GB8714622A
更多详情内容请点击查看
REVOLVING MOVING MACHINE GR870100978A
更多详情内容请点击查看
Installation and method for automatic identification of packages FR8708812A
FR In order to carry out identification of barrel-shaped packages C1, C2 bearing an identification reference mark on their lateral surface of revolution, the packages are placed successively vertically astride two juxtaposed transporters 24a, 24b. By actuating these two transporters in the same direction, the package is brought to bear against stops 32a, 32b. The two transporters are then actuated in the reverse direction, which has the effect of turning the barrel on itself. The index mark carried by the barrel is then scanned by a fixed read head 30. Next the stops 32a, 32b are retracted and the transporters 24a, 24b are again actuated in the same direction to remove the barrel thus identified. <IMAGE>
更多详情内容请点击查看
ZA8704543A
更多详情内容请点击查看
用于芳族聚醯胺之染色及阻燃处理 TW076103596
美国
更多详情内容请点击查看
APPARATUS FOR SIDEWISE COLLECTION OF LOOSE MATERIALS FROM A TROUGH-SHAPED BELT CONVEYOR PL26642287A
更多详情内容请点击查看
JP15719787A
更多详情内容请点击查看
SEMICONDUCTOR DEVICE JP15568387A
PURPOSE:To reduce the area of a parasitic region and to achieve high performance and high density in a MOSFET, in a semiconductor device having a MIS structure, by providing a polycrystalline silicon layer, which is formed on a part from a source region to an element isolating region, providing the source region and a drain region, which are formed in a self-aligning mode, and providing a gate electrode, which is formed along an insulating film. CONSTITUTION:A channel region is determined with an N<+> type polycrystalline silicon layer 5 by a self-aligning mode. A gate electrode 8, which is selected from among a polycrystalline silicon layer, high melting point metal, metal and metal silicide, is formed on the channel region through a gate film 6. Source/drain regions 3 and 4 are formed in a self-aligning mode by the diffusion of impurities from the N<+> type polycrystalline silicon layer 5. Lead-out of the source/drain electrodes is performed with said N<+> type polycrystalline silicon layer 5. Therefore, the size of an element can be reduced without restriction on lithography technology. As a result, parasitic element such as a drain- substrate capacitance are decreased to a large extent. The high performance and the high density of the element can be achieved.
更多详情内容请点击查看
JP9704387U
更多详情内容请点击查看
JP9703787U
更多详情内容请点击查看
个性化你的检索平台
智能检索区域,可以通过专利号、专利名称、申请人、发明人等关键词检索专利或进行二次检索。也可以对编辑好的检索式进行保存。
筛选条件和检索历史可切换查看,筛选项包含数据源统计、申请人、申请日、发明人、法律信息等。可对数据二次过滤。
列表功能区包含视图切换、字段设置、高亮显示、收藏、分析、同族合并、附图对比、排序等功能。
列表模式
温馨提示:您已选择 条专利,您可以对其进行收藏操作!
复杂搜索

已移除专利

序号 申请号 专利名称